Taupin, Mathieu; Mannila, Elsa; Krogstrup, P.; Maisi, Ville; Nguyen, Hung; Albrecht, S.M; Nygård, J.; Marcus, C.M.; Pekola, Jukka

**InAs Nanowire with Epitaxial Aluminum as a Single-Electron Transistor with Fixed Tunnel Barriers**

*Published in:* Physical Review Applied

**DOI:**
10.1103/PhysRevApplied.6.054017

Published: 28/11/2016

*Document Version*
Publisher's PDF, also known as Version of record

*Please cite the original version:*
InAs Nanowire with Epitaxial Aluminum as a Single-Electron Transistor with Fixed Tunnel Barriers

M. Taupin,¹,* E. Mannila,¹ P. Krostrup,² V. F. Maisi,¹,² H. Nguyen,¹,²,³ S. M. Albrecht,² J. Nygård,² C. M. Marcus,² and J. P. Pekola¹

¹Low Temperature Laboratory, Department of Applied Physics, Aalto University School of Science, P.O. Box 13500, FI-00076 Aalto, Finland
²Center For Quantum Devices, Niels Bohr Institute, University of Copenhagen, Universitetsparken 5, 2100 Copenhagen Ø, Denmark
³Nano and Energy Center, Hanoi University of Science, VNU, 120401 Hanoi, Vietnam

(Received 15 April 2016; revised manuscript received 17 October 2016; published 28 November 2016)

We report on the fabrication of single-electron transistors using InAs nanowires with epitaxial aluminum with fixed tunnel barriers made of aluminum oxide. The devices exhibit a hard superconducting gap induced by the proximized aluminum cover shell, and they behave as metallic single-electron transistors. In contrast to the typical few-channel contacts in semiconducting devices, our approach forms opaque multichannel contacts to a semiconducting wire and, thus, provides a complementary way to study them. In addition, we confirm that unwanted extra quantum dots can appear at the surface of the nanowire. Their presence is prevented in our devices and also by inserting a protective layer of GaAs between the InAs and Al, the latter being suitable for standard measurement methods.

DOI: 10.1103/PhysRevApplied.6.054017

I. INTRODUCTION

Semiconducting nanowires (NWs) are widely used nowadays in nanotechnology [1–3], as their transport properties can be easily tuned [4,5]. In particular, InAs NWs are of interest as they are optically active [6] and can act as a field-effect transistor [7], a quantum dot [8–13], or a qubit [14]. Recently, the growth of a NW with a high-quality interface between InAs and aluminum has been achieved [15], with a hard superconducting gap [16], systems in which Majorana bound states have been observed [17–20]. In these devices, the barriers are formed electrostatically to allow great flexibility of the barrier strength, contrary to “fixed” tunnel barriers one can find in metallic single-electron transistors (SETs). However, the drawback of this flexibility is the limited number of open conductive channels [20,21] which can either limit the signal in case of large opacity of the barriers or induce a leakage current in the other limit.

In this paper, we present a simple device in an InAs NW proximized with epitaxial Al. The main idea is to use the aluminum shell on top of the InAs NW to form a fixed tunnel barrier, thus, with InAs as a SET, as in a metallic system [22,23]. Compared to electrostatic tunnel barriers, aluminum-oxide-based tunnel contacts are known to possess superior properties: They have a large number of conduction channels, typically of the order of $10^4$ [24,25].

It allows one to make them several orders of magnitude more opaque than the few-channel contacts without losing signal strength. The more opaque the tunnel junctions are, the better the approximation of sequential tunneling is. Hence, when probing the hardness of the superconducting gap, we observe consistently an order of magnitude lower leakage levels in the gap. For this reason, the combination of a metallic SET and a proximized InAs NW can give access to functionalities mixing SET and InAs NWs properties not possible with standard techniques. In addition, our method reduces some technical difficulties: Only one gate per intentional quantum dot (QD) is needed, and it ensures good contacts between the NW and the external leads. It also prevents the appearance of parasitic effects due to the exposure of the InAs core during the fabrication process, as the InAs core as well as the interface between InAs and Al remain intact. Such effects are prevented as well by inserting a protective layer between the InAs core and the Al layer. Several works already exist on the fabrication of a SET using semiconducting NWs with fixed tunnel barriers (i.e., not tunable by gate modulation) with, e.g., Si NWs [26,27] or InAs/InP heterostructures [28].

II. FABRICATION

The hexagonal InAs NWs are grown by molecular beam epitaxy (MBE) using gold nanoparticle catalysts and are 10–15 μm long. The aluminum is then deposited epitaxially, covering entirely the NW, without breaking the vacuum to guarantee a good interface between InAs and Al [15]. For some NWs, a buffer layer of GaAs, 5 nm thick, is grown on top of the InAs, followed then by the Al deposition. These NWs form a stacking-fault-free wurtzite...
are named shown Fig. 1(a). The devices with the GaAs-covered shell shells [30] mobility), as already observed in various NWs with cover the intrinsic properties of the NW (like, e.g., carrier reduce the stress at the surface of the InAs and improve very quickly[29]. This intermediate GaAs layer is expected due to the 7% lattice mismatch; therefore, the strain relaxes phase, with misfit dislocations at the InAs/GaAs interface due to the 7% lattice mismatch; therefore, the strain relaxes very quickly [29]. This intermediate GaAs layer is expected to reduce the stress at the surface of the InAs and improve the intrinsic properties of the NW (like, e.g., carrier mobility), as already observed in various NWs with cover shells [30–34]. A sketch of the cross section of the wires is shown Fig. 1(a). The devices with the GaAs-covered shell are named “-GaAs” and the others, with only the aluminum shell, are named “-Al.” We remind that the NWs with the GaAs layer also have an epitaxial layer of Al. We have a clean contact between the core and the Al layer which leads to a negligible energy barrier (i.e., no tunnel barrier is formed between the NW core and the superconducting layer) as shown previously [15,16].

The NWs are transferred from the growth chip on a premarked substrate by dry deposition. The substrate is a highly doped silicon wafer covered by 200 nm of silicon oxide and is used as a backgate. The position of the NWs is found on the chip using a scanning electron microscope (SEM). In order to study the effect of the chemical etching, we first isolate an Al island (approximately 1 μm long) in the middle of the NW, by etching chemically at two places a 0.5- to 1-μm segment of the Al shell by immersion in MF-CD-26 for 90 s at room temperature (called device E, for “etched”). The remaining Al on the central island and on each side of the wire close to the junctions is supposed to keep the proximized superconductivity intact and uniform over the entire NW. The other type of device is made without the chemical etching, keeping the aluminum shell intact and, thus, without any bare InAs (called device C, for “covered”). The premarked chip is then covered with a resist, and the two leads and the side gate are patterned by electron-beam lithography. After development, the premarked chip is inserted in an electron-gun evaporator equipped with a plasma gun. The native oxide layer on Al is removed by argon plasma etching inside the evaporator chamber. The epitaxial Al is then reoxidized under O$_2$ atmosphere of 2 mbar for 2 min to create the tunnel barriers, approximately 0.5 to 1 nm thick [35]. Next, 150 to 200 nm of Cu is evaporated in order to make the leads and the side gate. The fact that the native Al oxide is etched in situ ensures good control of the tunnel junctions. The tunnel barriers are expected only at the junctions, and no barrier should form inside the NW. The junctions cover 150 to 300 nm over the wire depending on the device and are spaced by 1 μm (for the device C-Al’) and 5 μm for the others. During the plasma etching and the oxygen reoxidation, the InAs core is protected either by the Al shell where the junctions are made and by the resist everywhere else. Therefore, we do not expect these treatments to damage further the InAs core. We emphasize that only Cu is deposited on the premarked chip; i.e., no Al layer is added: The tunnel junctions are formed by reoxidizing the epitaxial Al layer grown from the MBE process after etching the native oxide layer. The sketches and SEM images of the devices are shown Figs. 1(b) and 1(c).

The main parameters of the samples are given in Table I. The NWs from the devices E-Al and C-Al come from the same growth, and the same applies for the devices E-GaAs and C-GaAs. The smaller resistance and charging energy of the device E-GaAs come from its wider tunnel junctions compared to the other devices. Only the backgate is used

<table>
<thead>
<tr>
<th>Name</th>
<th>$R_T$ (kΩ)</th>
<th>$Δ$ (μeV)</th>
<th>$E_C$ (μeV)</th>
<th>$ϕ_{InAs}$ (nm)</th>
<th>$t_{Al}$ (nm)</th>
<th>$t_{GaAs}$ (nm)</th>
</tr>
</thead>
<tbody>
<tr>
<td>E-Al</td>
<td>180</td>
<td>130</td>
<td>40</td>
<td>70</td>
<td>20</td>
<td>Not applicable</td>
</tr>
<tr>
<td>C-Al</td>
<td>22</td>
<td>202</td>
<td>45</td>
<td>70</td>
<td>20</td>
<td></td>
</tr>
<tr>
<td>C-Al'</td>
<td>126</td>
<td>192</td>
<td>30</td>
<td>40</td>
<td>20</td>
<td></td>
</tr>
<tr>
<td>E-GaAs</td>
<td>64</td>
<td>195</td>
<td>10</td>
<td>50</td>
<td>25</td>
<td>5</td>
</tr>
<tr>
<td>C-GaAs</td>
<td>19</td>
<td>195</td>
<td>65</td>
<td>50</td>
<td>25</td>
<td>5</td>
</tr>
</tbody>
</table>

*Taking at $V_{BG}$ = 2 V.
in this study, but we obtain similar results using the side gate. All the measurements presented here are performed in a dilution fridge at a bath temperature $T_{\text{bath}} \approx 60$ mK and, when applied, the magnetic field is perpendicular to the NW [see Fig. 1(b)]. In the last section, conductance measurements are performed, a lock-in amplifier is used with the excitation voltage ranging from $V_{\text{ac}} = 2$ to 10 $\mu$V, and the frequency from $f \approx 0.7$ to 300 Hz depending on the gain and the bandwidth of the voltage and current amplifiers used.

According to Ref. [36], the capacitance of the NW on the highly doped Si substrate is estimated to be $C_O \approx 0.25$ fF for each device. We can then estimate the capacitance of the junctions supposing they cover half a cylindrical NW (we cannot evaporate below the NW). In the case of aluminum oxide, we use the dielectric constant $\epsilon_r \approx 4$ and the oxide thickness between 0.5 and 1 nm [35]. Thus, we obtain the capacitance per junction $C_J \approx 1$ fF and, therefore, the total capacitance $C_T = C_O + 2C_J \approx 2.25$ fF, which gives the charging energy $E_C = e^2/(2C_T) \approx 35$ $\mu$eV, close to the experiment. The total capacitance of the devices is mainly caused by the junctions, which are rather wide in our devices.

### III. CHARACTERIZATION OF THE DEVICES

We first study the device $E$-$Al$, Fig. 1(c), in which the InAs core is exposed. Here, we choose the wire without GaAs and etch Al in selected areas. The effect of the backgate on electron-transport measurements is shown in Fig. 2. At negative backgate values $V_{BG} < 0$ (not shown), the transport is blocked. For $0 < V_{BG} < 2$ V, a complex stability diagram is present, with at least two sets of Coulomb diamonds (see, e.g., the white dotted and dashed diamonds in the left-hand side of Fig. 2). Only one QD is expected with a small charging energy. However, the QDs measured at intermediate gate values around 1.2 V show a charging energy between 0.3 and 0.8 meV, too high to reflect the main dot. These large values as well as the aperiodicity of the diamonds with $V_{BG}$ are signatures of the presence of several QDs. Similar behavior is observed in several of our devices of the same type, and unwanted QDs have as well been reported in previous studies, despite the high quality of the NWs used [16,37,38]. It is believed to be caused by defects [39] and potential fluctuations at the surface of the NW [40] which can be triggered by chemical and/or plasma treatments of the NW. One reason for their presence comes from the fabrication process: The contacts on the NW are made directly on it, and in order to have an Ohmic contact or to etch away a surface layer (the Al epitaxial layer in our case; see, e.g., the devices in Refs. [20,21]), additional chemical or plasma cleaning of the surface may be needed. These processes may deteriorate the surface of InAs, thus, increasing the likelihood of forming unwanted QDs whose locations and sizes are not controlled. It is, nevertheless, possible to make them transparent by tuning locally its potential with additional side gates, leading to the fabrication of complex devices with potentially unnecessary side gates (see, e.g., some of the devices in Ref. [20]). The transparency of the unwanted QDs is achieved in our situation by increasing the backgate voltage: Above $V_{BG} \approx 2$ V, although deformed, the stability diagram is more regular and periodic with $V_{BG}$ (right-hand side of Fig. 2), similar to a metallic device. This stability diagram represents the intended dot with a charging energy of approximately 40 $\mu$eV. The superconducting gap is, however, small in this device compared to the other ones (see Table I). One possible reason for this is that the extra QDs affect the superconducting state of the NW.

In our other devices, the InAs core is unexposed and always covered by another layer, either by the Al shell (device $C$-$Al$), by a protective GaAs shell (device $E$-$GaAs$), or by both (device $C$-$GaAs$). In the linear Ohmic regime, at large bias voltage values, these devices exhibit a metallic behavior: The transport is independent of the backgate value (no noticeable differences are seen for $V_{BG}$ in the range $-5$ to 5 V). The $I$-$V$ characteristics of the device $C$-$GaAs$ at the backgate positions close to $-10$ and 0 V are shown in Fig. 3. Both sets of $I$-$V$ characteristics are similar, confirming the metalliclike state of our device. The dashed lines correspond to a theoretical fit of the normal state used for a metallic SET with a superconducting island [23]: The agreement between the measurements and the fit is very good. The parameters used for the fit are given in Table I and are the same for both measurements. The theoretical model also nicely fits the $I$-$V$ characteristics of the other devices (not shown) in the normal state. This indicates that the QD measured is different from the one measured in the device $E$-$Al$, as the properties of the devices (total resistance, charging energy, and superconducting gap) do not change with the gate voltage. The inset is the stability diagram around $V_{BG} = 0$ V, exhibiting periodic and

![Graph](image-url)
FIG. 3. I-V characteristics of the device C-GaAs taken at several backgate positions close to −10 V (upper curve) and 0 V (lower curve). The upper curve is shifted by 10 pA for visibility. The dashed lines correspond to theoretical fits, with the same parameters for both measurements. The inset is the stability diagram centred at $V_{BG} = 0$ V.

regular Coulomb diamonds. The metallic behavior (i.e., the absence of gate dependence in the transport besides the Coulomb blockade regime) is evidence of the absence of undesirable QDs and that the transport is governed by only one intrinsic QD.

The comparison of the transport measurements at low bias voltage in the gate-open state of the three devices is shown in Fig. 4. To present all the samples on the same footing, we plot the product of the current and the resistance $I \cdot R_T$. The three devices are similar with the main difference being the charging energy. The upper inset shows the magnification of the measurements in the superconducting state. All devices have a superconducting gap similar to that of Al, approximately $200 \mu eV$. The slope of the $I$-$V$ characteristics in the superconducting state is a signature of the hardness of the gap, and the ratio between the conductance in the superconducting state $G_S$ and in the normal state $G_N$ is $G_S/G_N \lesssim 10^{-3}$, a measure of the hard gap of our system. As we have opaque transport channels, we now obtain an order of magnitude lower ratios proving that the gap in the NWs is even an order of magnitude harder than estimated earlier in Ref. [16]. The hard gap is not affected by etching the Al shell in the device E-GaAs, since the value measured equals the gap at the proximity of the junctions, where the Al shell is not etched chemically. The lower inset shows the field dependence of a device similar to C-Al, from $B = 0$ to 50 mT, close to the critical field measured at $B_{c2} \approx 55$ mT. The main effect of the magnetic field in the region $|eV_{bias}| \gtrsim 2\Delta(B)$ is to close the superconducting gap: From this point of view, our devices are identical to metallic SETs and do not seem to present any additional interest. Thus, we will not focus on the normal state under field any longer.

The devices we show can be used for future studies of the properties of proximized superconductivity as our method is relatively noninvasive. Until now, the SET regime in proximized InAs NWs was achieved only by tuning the potential of the wire with gates [20,21]. However, the transport properties of the system can be very sensitive to the gate positions, and corrections have to be applied in case of cross talk between the leads and the gates or between each gate. With one gate only, the cross talk is less problematic, and we, thus, have a possibility to perform more advanced experiments, such as using the devices as a turnstile [41]. The charging energy of our device can be easily increased by decreasing the dimensions of the NW (total length and diameter), the size of the QD (junctions spacing), or the size of the junctions.

The similarity between the devices C-Al and C-GaAs suggests that NWs with a GaAs cover shell can be used for a SET setup, and the similarity between the devices C-GaAs and E-GaAs demonstrates that the GaAs layer prevents the formation of extra QDs and that the properties of the devices are not caused only by the Al layer but also by the core. From the present results, it cannot yet be concluded if the GaAs cover shell improves the intrinsic properties of a NW (higher mobility of carriers or “harder” superconducting gap). When Al etching is necessary to use electrostatic barriers, for example, the GaAs cover shell may be used to prevent the appearance of unwanted QDs without affecting the proximity effect. The cover shell will give the opportunity to focus in the future on the intrinsic
properties of the wires using devices with electrostatic barriers or with NWs half covered with Al. Although it is possible to form Ohmic contacts directly on InAs, this extra protective shell should also be compatible with good contacts to the external leads made afterwards.

IV. IN-GAP MEASUREMENTS

We now present a study of a device similar to the device C-Al presented above, called C-Al’. The parameters of this device are listed in Table I: the NW is smaller and the junctions are 1 μm from each other. The Al layer of both extremities of the NW (beyond the junctions) is chemically etched. Note that in this paragraph, conductance (and not resistance) measurements are shown. The device displays regular Coulomb diamonds with a stability diagram similar to the one given in the inset of Fig. 3. Therefore, we focus in the subgap regime with |eVbias| \leq 2(Δ + Ec). Figure 5 shows the conductance measurements at zero field with the theoretical model (see below). In Fig. 5(a), the experimental (on the left-hand side) and modeled (right-hand side) stability diagram show clear Coulomb features in the subgap regime, and Figs. 5(b) and 5(c) are the measurements at constant VBG and Vbias, respectively. The difference between the gate-open to the gate-close state is more visible in Fig. 5(b), and a clear dip close to Vbias = 0 is present. Close to Vbias = 0, the ratio of the conductances reaches Gs/GN \sim 10^{-6} and Gs/GN \sim 10^{-3}–10^{-4} at low bias outside the dip, highlighting the good quality of the proximized superconductivity. Figure 5(c) shows the Coulomb oscillations with the gate and their period doubling when |Vbias| \leq 50 μV, i.e., when the bias voltage is smaller than the charging energy. These features—change of periodicity from 1e to 2e of the Coulomb oscillations and pronounced dip at low bias—are robust and are observed in several devices. A similar pronounced minimum in the conductance as the one we observe has already been reported in proximized NWs [42] and is attributed to the Coulomb blockade regime but with a conductance ratio Gs/GN several orders of magnitude larger than in our device.

The model of the conductance measurements shown Fig. 5 is similar to the simple one used in Fig. 3 taking into account the normalized Dynes density of states in the superconducting state [43,44]

\[ n_D(E) = \frac{\text{Re} \left( \frac{E}{\Delta} + i\gamma \right)}{\sqrt{(E/\Delta + i\gamma)^2 - 1}} \]  

with \( \gamma \) the Dynes parameter. The model shown in Fig. 5 uses \( \gamma = 6 \times 10^{-4} \) and the parameters in Table I. It reproduces relatively well the measurements as shown Fig. 5, except for the low-bias-voltage regime. Indeed, in this range the theoretical fit cannot reproduce the 2e periodicity of the oscillations and tends to overestimate the conductance. The origin of the 2e periodic signal and of the dip at low bias voltage is not clear yet, but they might come from localized in-gap states, which have been observed in similar devices using the same type of NW [21]. A more advanced model is, therefore, needed to describe fully our system, and devices with higher charging energy will be useful in order to disentangle accurately the effect of these potential in-gap states to the Coulomb blockade regime.

Figure 6 shows the stability diagram at low bias of the device C-Al’ at \( B = 9.5 \text{ mT} \) (left-hand side) and \( B = 24 \text{ mT} = B/c2/2 \) (right-hand side). The main effect of the magnetic field is to reduce the superconducting gap, as shown by the isocconductance lines (dashed lines in Fig. 6 at 10 nS) going closer to zero bias, the in-gap features at low bias voltage being relatively field insensitive below 30 mT. By increasing further the magnetic field, the 2e periodic signal eventually vanishes, and the superconducting gap

FIG. 5. Conductance measurement of the device C-Al’. (a) Experimental (on the left) and theoretical (in the right) stability diagram with clear Coulomb features in the subgap regime. (b) Measurements at constant backgate voltage with the theoretical fits in solid lines. (c) Coulomb oscillation of the conductance with the backgate at constant bias; a change of periodicity is occurring at Vbias \approx 50 μV.

FIG. 6. Stability diagram at low bias taken at 9.5 mT (on the left) and at 24 mT (on the right). The dashed lines are the isocconductance lines at \( G = 10 \text{ nS} \).
closes completely. The complete study of the magnetic field and temperature dependence of the subgap features are needed to get a better understanding.

V. CONCLUSION

In conclusion, we demonstrate that InAs nanowires proximized with aluminum can be used as a single-electron transistor with a hard superconducting gap by forming a fixed tunnel barrier based on the aluminum shell. Our results confirm that unwanted quantum dots can appear on the surface of the InAs core when bare. As for our devices, the aluminum shell does not have to be etched, and this prevents the formation of these extra quantum dots. They can be avoided when an additional thin protective layer of GaAs is inserted between the InAs and the aluminum, without seemingly degrading the transport or the superconducting properties of the system. Our technique provides a way to minimize the number of gates needed for nanowire-based devices. This gives an opportunity to use an InAs nanowire as an island of a single-electron transistor with the rich properties of a nanowire.

ACKNOWLEDGMENTS

We thank M. Meschke and J. T. Petlonen for technical advice and N. Paillet for help in plasma etching. This work is supported by Academy of Finland (Projects No. 272218 and No. 284594), by Danish National Research Foundation, and by Microsoft Project Station Q. We acknowledge the availability of the facilities and technical support by Otaniemi research infrastructure for Micro and Nanotechnologies (OtaNano).


