Liu, Zhengjun; Vähänissi, Ville; Laine, Hannu S.; Lindeberg, Morten; Yli-Koski, Marko; Savin, Hele

Electronic Quality Improvement of Highly Defective Quasi-Mono Silicon Material by Phosphorus Diffusion Gettering

Published in:
Advanced Electronic Materials

DOI:
10.1002/aelm.201600435

Published: 10/06/2017

Please cite the original version:

This material is protected by copyright and other intellectual property rights, and duplication or sale of all or part of any of the repository collections is not permitted, except that material may be duplicated by you for your research use or educational purposes in electronic or print form. You must obtain permission for any other use. Electronic or print copies may not be offered, whether for sale or otherwise to anyone who is not an authorised user.
Electronic Quality Improvement of Highly Defective Quasi-Mono Silicon Material by Phosphorus Diffusion Gettering

Zhengjun Liu, Ville Vähänissi, Hannu S. Laine, Morten Lindeberg, Marko Yli-Koski, and Hele Savin

Quasi-mono silicon (QM-Si) attracts interest as a substrate material for silicon device processing with the promise to yield single-crystalline silicon quality with multicrystalline silicon cost. A significant barrier to widespread implementation of QM-Si is ingot edge-contamination caused by the seed material and crucible walls during crystal growth. This work aims to recover the scrap material in QM-Si manufacturing with a process easily adaptable to semiconductor device manufacturing. A phosphorus diffusion process at 870 °C for 60 min significantly improves the electronic quality of a QM-Si wafer cut from a contaminated edge brick. The harmonic minority carrier recombination lifetime of the wafer, a key predictor of ultimate device performance, experiences a tenfold increase from 17 to 178 µs, which makes the scrap QM-Si material usable for device fabrication. Local areas with suboptimal (<50 µs) lifetimes remaining can be further improved by a high temperature anneal before the phosphorus diffusion process.

1. Introduction

Due to its abundance and flexible electronic properties, silicon is the work horse material for a wide range of electronics applications, such as integrated circuits (IC), optoelectronics, microelectromechanical systems (MEMS), and photovoltaics (PV). A key aspect of any silicon device processing is the control of both intrinsic and extrinsic defects that can lower the performance of silicon devices even at parts-per-trillion concentrations.[1–5] Single crystalline silicon (sc-Si) typically contains the lowest concentrations of these defects, which makes it the most dominant substrate material within the electronics industry. However, the cost of the sc-Si is high compared to that of other silicon materials, such as multicrystalline silicon (mc-Si). Therefore, the development of cost-effective substrate materials will contribute to the cost reduction for all silicon-based industries.

The need for cost reduction is particularly imperative for the PV industry due to its commoditized nature. It is estimated that for photovoltaics to play a significant role in mitigating climate change, a two- to tenfold increase in PV manufacturing capacity is needed by 2030.[6] Given that the silicon substrate comprises almost 50% of the capital expenditure of solar cell manufacturing, reducing the capital expenditure of the silicon substrate is a central issue for the PV industry.[7,8] To reduce the cost to the level of mc-Si while keeping the higher performance of sc-Si, a new type of silicon casting method has been proposed in the last decade, called quasi-mono silicon (QM-Si).[9] QM-Si is a casting method which utilizes a single crystalline seeding layer to yield a single crystalline ingot.

A significant issue preventing the widespread application of QM-Si is the low ingot yield. The material loss is mainly attributed to the region with very low minority carrier lifetime, which is typically denoted as the “red zone”, at the edge of the QM-Si ingot.[10,11] Minority carrier lifetime plays a crucial role in controlling the performance of silicon semiconductor devices,[12,13] and hence this region is unusable for device processing. Many research groups have identified experimentally and numerically that iron contamination is the main cause of the red zone for casting silicon.[14,15] While the iron contamination is also a problem in traditional mc-Si, it is particularly aggravated for seed-assisted silicon casting due to the back diffusion from the seed.[16–18] which leads to an extended red zone for the QM-Si.

Within silicon, iron can be present in either precipitated or dissolved state. The dissolved state is typically the more detrimental of the two, and consists mostly of interstitial iron.[19] An effective way to decrease the interstitial iron concentration of red zone wafers is phosphorus diffusion gettering (PDG). Several researches have shown that PDG is effective in decreasing the iron contamination in sc-Si and mc-Si wafers.[20–23] However, gettering in QM-Si is still in its infancy,[24,25] and in particular, no reports of red zone wafers exhibiting promising device potential (high minority charge carrier lifetime) have been made. Furthermore, the thermal stability of the gittered iron has not been studied.

This work solves the red zone problem of QM-Si wafers by implementing a PDG process, which may take place simultaneously during phosphorus doping in semiconductor device fabrication, particularly if combined with an etch-back process.[26] The PDG behavior is analyzed for QM-Si wafers across the solidification direction from the highly contaminated bottom...
region of the ingot. In addition, we show a method to improve the thermal stability of QM-Si wafers during post-PDG high-temperature processing.

2. Results

Figure 1 shows the minority carrier lifetime map and the corresponding interstitial iron concentration ([Fe]) map of a typical red zone QM-Si wafer used in this work. An anti-correlation of [Fe] and lifetime is evident. The high [Fe] near the bottom and right edge is a result of the long (≈24 h) and high temperature (starting above 1400 °C) ingot crystallization and cooling process, during which iron can diffuse from the seed layer (bottom edge) and the crucible wall (right edge). As the solidification begins from the ingot bottom, the bottom part of the ingot remains at a higher temperature for a longer time, which gives more time for iron to diffuse. This leads to the red zone narrowing along the casting direction, as seen in Figure 1a,b.

To evaluate the minority carrier lifetime development as a function of ingot height and the corresponding iron gettering behavior, line scans were taken across the wafers. The characterized area is within the dashed line frame shown in Figure 1a. At each scanned height the lifetime value was obtained by averaging the values at the same height over a 60 mm wide region.

In order to evaluate the effect of the PDG process, Figure 2 compares the minority carrier lifetime and interstitial iron concentration scan along the wafer height of a QM-Si wafer, which experienced the PDG process and that of a QM-Si wafer without any gettering process as a reference. For the reference wafer, a low minority carrier lifetime region (<100 µs) is present at the bottom region which extends up to 45 mm. Then the lifetime increases gradually and stabilizes at ≈160 µs until a wafer height of around 65 mm, above which a uniform lifetime distribution is observed.

The lifetime line scan profile of the QM-Si wafer after the PDG process shows significant lifetime improvement compared to that without the gettering process over the whole
range of the wafer height in the characterized region. After
the PDG process, the lifetime distribution is relatively uniform
across the wafer height. A tremendous lifetime improvement
is observed at the wafer bottom and the red zone is success-
fully removed from the characterized region. The line scan of
the interstitial iron concentration verifies that the PDG process
is effective in decreasing the interstitial iron level. By applying
the PDG process, the full wafer harmonic minority carrier life-
time, a solid predictor of PV device potential,[13,27] experienced a
ten-fold increase from 17 to 178 μs. This result promises device
performance improvement without introducing significant
extra processes to the manufacturing if the phosphorus doping
profile optimization is taken into account in the PDG. Given
that the extended red zone near the ingot bottom can be recov-
ered, the main cause of the material loss of a QM-Si ingot is
prevented.

The interstitial iron concentration is not the sole factor that
determines the lifetime and the usability of the QM-Si wafer.
Figure 3 displays lifetime and [Fe_i] in the corner region of the
QM-Si wafer after the PDG process. A small red zone still per-
sists in the lifetime map, while the interstitial iron concentration
has been decreased to a relatively uniform level. The region
with lifetime lower than 50 μs is denoted as the hard core red
zone. The presence of the hard core could be an indication of
iron precipitation, as these corner regions are known to be ideal
precipitation sites for iron and other transition metals.[28,29]
Iron precipitates are known to cause charge carrier recombina-
tion,[30,31] and are known to be difficult to getter via PDG.[32–34]
They can also dissolve during thermal processing following the
PDG, which is typical in, e.g., silicon solar cell processing,[35]
which increases their harmful impact.[36]

In order to facilitate the hard core removal, a modified PDG
process was implemented. In particular, a high-temperature
anneal 900–1100 °C in temperature and 10–30 min in length
was performed prior to the PDG step.[37–40] The purpose of this
step is to dissolve iron precipitates and leave a majority of iron
atoms in a dissolved, mobile state, in which they can easily be
gettered by the PDG.

Figure 4 shows the hard core width of the QM-Si wafers after
the high-temperature anneal and PDG. To observe changes
in the wafer bulk quality, the emitter was etched and surface
was passivated with atomic layer deposition (ALD)-grown
aluminum oxide (Al_2O_3) prior measurements. The pre-PDG
high-temperature anneal has a distinct positive impact on the
detrimental red zone: after PDG, the hard core width follows
a decreasing trend with increasing dissolution temperature.
This observation agrees with the hypothesis that in the hard
core region, iron precipitates are a major defect that limits the
usability of the QM-Si, and the dissolution anneal before the

PDG facilities the hard core reduction. At best, the dissolution anneal is able to cut the hard core width to almost half, from the original 23 mm down to ≈15 mm.

To investigate the tolerance of the achieved benefit during high-temperature processing after the PDG, the wafers experienced an emitter etch and a 900 °C, 60 min oxidation anneal, which dissolved any remaining precipitates within the bulk of the wafers. This process reveals the effectiveness of the combined high-temperature anneal and PDG process in removing both interstitial and precipitated iron from the wafer bulk. Figure 5 shows that the positive trend in the hard core width reduction is maintained. Here we use 10 µs as the benchmark for the hard core, due to the lower surface passivation quality of the thermal oxide. Similarly as in Figure 4, the pre-PDG anneal reduces the hard core width to less than half of its original width. In conclusion, even the residual contamination left after the effective PDG process can be further mitigated.

3. Conclusion

This work presents an easily adaptable process to significantly reduce material loss during QM-Si processing. A significant fraction of QM-Si ingots are typically discarded as unusable due to iron contamination from the seed layer and the crucible wall.[10,11,14,15] A PDG process with phosphorus diffusion at 870 °C for 60 min followed by a low temperature anneal (LTA) significantly increased the harmonic minority carrier lifetime of a QM-Si wafers cut directly from the edge of an ingot from 17 to 178 µs.

Additionally, we showed that the detrimental effect of iron precipitation is highest near the bottom corner of the crucible, resulting in a small, very low lifetime region after post-PDG high temperature processing. This local degradation could be mitigated by adding a high-temperature anneal 900–1100 °C in temperature and 10–30 min in length prior to the PDG step.

4. Experimental Section

The wafers used in this work originated from the scrap material located at the bottom edge region, which was typically discarded as unusable, of a commercial-scale p-type QM-Si ingot. All the wafers were cut vertically from the ingot with the thickness of 200 µm and area of 156 mm × 156 mm, with the red zone along the wafer bottom and partly one side. The selected wafers were neighboring wafers that covered an ingot width of several millimeters, providing comparable starting quality for all specimen.

Figure 6 describes the process flow and temperature–time profile of the experiment. Before processing, possible surface contamination was removed by cleaning the wafers in an RCA-1 solution, followed by a brief dip in a dilute hydrofluoric acid (HF) solution. After the cleaning, the wafers were subjected to the PDG process. The PDG process started with the spin coating of a Filmtronics P509 solution as the phosphorus source. The phosphorus diffusion took place in a nitrogen atmosphere at 870 °C for 60 min, after which the wafers were cooled down to 700 °C at 4 °C min⁻¹ and annealed at 700 °C for 90 min. This process created a heavily phosphorus doped layer with enhanced iron solubility, which consequently generated a strong driving force for iron segregation toward the n⁺ region, where iron was significantly less detrimental.[22] The phosphorus diffusion temperature and duration provided an optimal tradeoff between the dissolution of iron precipitates and thermal degradation of the silicon.[41] The moderate ramp rate from phosphorus diffusion to LTA prevented the formation of small
deleterious iron precipitates. The 700 °C LTA enhanced the solubility segregation toward the highly doped emitter at lower temperatures and allowed the equilibrium segregation condition to be reached. The resulting sheet resistance of the phosphorus n⁺ layer was measured with a four-point probe to be ~25 Ω sq⁻¹. The phosphorus depth profile was previously probed via secondary ion mass spectroscopy in a similarly manufactured emitter in ref. (44) (see Figure 3b).

In order to measure the minority carrier lifetime from the bulk silicon, the phosphorus glass was removed from the wafer surface in a dilute HF solution and the phosphorus doped n⁺ layer was removed in an HNO₃:CH₃COOH:HF solution. Subsequently, the wafer surface was passivated by ALD Al₂O₃. The thickness of the Al₂O₃ film was ~22 nm, and the passivation layer was annealed in a nitrogen atmosphere at 400 °C for 30 min to activate the passivation, resulting in a surface recombination velocity of ~7 cm s⁻¹.

The minority carrier lifetimes of all samples were characterized with microwave-assisted Photoconductance Decay (μ-PCD) method using Semilab WT-85 scanner with a 905 nm excitation laser, 200 ns pulse length, 1 mm² pulse spot size, and 1.2 x 10¹⁰ photons per pulse. The interstitial iron concentration was calculated by the change in lifetime before and after a four-point probe to be 400 cm s⁻¹. The μ-PCD method allowed mapping lifetime and interstitial iron concentration of the full wafer.

To study the thermal stability of the iron contamination after gettering, surface passivation was removed from all the tested samples and the samples were subjected to a post-PDG anneal at 900 °C including a 40 min thermal oxidation step. Then the minority carrier lifetime and interstitial iron concentration were recharacterized and the samples were subjected to a post-PDG anneal at 900 °C including a 40 min thermal oxidation step. Then the minority carrier lifetime, minority charge carrier lifetime, quasi-mono silicon, defect engineering, minority charge carrier lifetime, quasi-mono silicon, silicon

Acknowledgements

The authors were supported by Finnish Funding Agency for Innovation under the project “PASSI” (project No. 2196/31/2011) and the project “BLACK” (project No. 2956/31/2014), which is under the umbrella of SOLAR-ERA.NET. The provision of facilities and technical support by Aalto University at Micronova Nanofabrication Centre is acknowledged. Z.L. acknowledges Aalto ELEC Doctoral School funding. H.S.L acknowledges the support of the Fullbright Technology Industries of Finland grant and the Finnish Cultural Foundation.

Keywords

defect engineering, minority charge carrier lifetime, quasi-mono silicon, silicon

Received: October 18, 2016
Revised: December 19, 2016
Published online: April 10, 2017


