Speed Up of the Analysis Methods of Nonlinear Circuits

Janne Roos; Martti Valtonen

Speed Up of the Analysis Methods of Nonlinear Circuits

Janne Roos, Martti Valtonen

Tutkimustuotos: Työpaperi › Working paper › Professional

Alkuperäiskieli	Englanti
Julkaisupaikka	Espoo
Tila	Julkaistu - 1997
OKM-julkaisutyyppi	D4 Julkaistut kehitykset tai tutkimusraportit tai tutkimukset

Julkaisusarja

Nimi	New Radio Systems and their RF Technology
Numero	ECD-23

Tutkimusalat

APLAC
circuit simulation
nonlinear circuit simulation

OpenUrl-saatavuus

Koko teksti

Siteeraa tätä

@techreport{7028b03cd9ab4128a12942740ea2610d,

title = "Speed Up of the Analysis Methods of Nonlinear Circuits",

keywords = "APLAC, circuit simulation, nonlinear circuit simulation, APLAC, circuit simulation, nonlinear circuit simulation, APLAC, circuit simulation, nonlinear circuit simulation",

author = "Janne Roos and Martti Valtonen",

year = "1997",

language = "English",

series = "New Radio Systems and their RF Technology",

number = "ECD-23",

type = "WorkingPaper",

}

TY - UNPB

T1 - Speed Up of the Analysis Methods of Nonlinear Circuits

AU - Roos, Janne

AU - Valtonen, Martti

PY - 1997

Y1 - 1997

KW - APLAC

KW - circuit simulation

KW - nonlinear circuit simulation

KW - APLAC

KW - circuit simulation

KW - nonlinear circuit simulation

KW - APLAC

KW - circuit simulation

KW - nonlinear circuit simulation

M3 - Working paper

T3 - New Radio Systems and their RF Technology

BT - Speed Up of the Analysis Methods of Nonlinear Circuits

CY - Espoo

ER -