Design of reconfigurable architectures for steganography system

Sathish Shet*, A. R. Aswath, M. C. Hanumantharaju, Xiaozhi Gao

*Tämän työn vastaava kirjoittaja

Tutkimustuotos: Artikkeli kirjassa/konferenssijulkaisussaChapterScientificvertaisarvioitu

1 Sitaatiot (Scopus)

Abstrakti

The most crucial task in real-time processing of image or video steganography algorithms is to reduce the computational delay and increase the throughput of a steganography embedding and extraction system. This problem is effectively addressed by implementing steganography hiding and extraction methods in reconfigurable hardware. This chapter presents a new high-speed reconfigurable architectures that have been designed for Least Significant Bit (LSB) and multi-bit based image steganography algorithm that suits Field Programmable Gate Arrays (FPGAs) or Application Specific Integrated Circuits (ASIC) implementation. Typical architectures of LSB steganography comprises secret message length finder, message hider, extractor, etc. The architectures may be realized either by using traditional hardware description languages (HDL) such as VHDL or Verilog. The designed architectures are synthesizable in FPGAs since the modules are RTL compliant. Before the FPGA/ASIC implementation, it is convenient to validate the steganography system in software to verify the concepts intended to implement.

AlkuperäiskieliEnglanti
OtsikkoApplied Video Processing in Surveillance and Monitoring Systems
Sivut145-168
Sivumäärä24
ISBN (elektroninen)9781522510239
DOI - pysyväislinkit
TilaJulkaistu - 11 lokakuuta 2016
OKM-julkaisutyyppiA3 Kirjan osa tai toinen tutkimuskirja

Sormenjälki Sukella tutkimusaiheisiin 'Design of reconfigurable architectures for steganography system'. Ne muodostavat yhdessä ainutlaatuisen sormenjäljen.

Siteeraa tätä