A 2.5-GHz 4.2-dB NF direct ΔΣ receiver with a frequency-translating integrator

Mikko Englund; Kim B. Östman; Olli Viitala; Mikko Kaltiokallio; Kari Stadius; Jussi Ryynänen; Kimmo Koli

doi:10.1109/ESSCIRC.2014.6942099

A 2.5-GHz 4.2-dB NF direct ΔΣ receiver with a frequency-translating integrator

Mikko Englund^*, Kim B. Östman, Olli Viitala, Mikko Kaltiokallio, Kari Stadius, Jussi Ryynänen, Kimmo Koli

^*Tämän työn vastaava kirjoittaja

Jussi Ryynänen Group

Ericsson Oy

Tutkimustuotos: Artikkeli kirjassa/konferenssijulkaisussa › Conference contribution › Scientific › vertaisarvioitu

2 Sitaatiot (Scopus)

Abstrakti

This paper presents a 2.5-GHz RF-to-digital converter implemented in a 40-nm CMOS technology. The architecture embeds a direct-conversion receiver RF front-end in a 1.5-bit continuous-time ΔΣ modulator loop. This allows simultaneous channel filtering and noise shaping that begins already in the RF stages. The implemented design pays particular attention to the frequency-translating interface at the LNA output, where a programmable impedance enables a tradeoff between receiver sensitivity and maximum SNDR. The receiver consumes 90 mW from 1.1 V, and achieves a state-of-the-art noise figure (NF) of 4.2 dB and 50-dB peak SNDR for a 15-MHz RF bandwidth.

Alkuperäiskieli	Englanti
Otsikko	ESSCIRC 2014 - Proceedings of the 40th European Solid-State Circuit Conference
Kustantaja	IEEE
Sivut	371-374
Sivumäärä	4
ISBN (painettu)	9781479956944
DOI - pysyväislinkit	https://doi.org/10.1109/ESSCIRC.2014.6942099
Tila	Julkaistu - 31 lokak. 2014
OKM-julkaisutyyppi	A4 Artikkeli konferenssijulkaisussa
Tapahtuma	European Solid-State Circuits Conference - Venezia Lido, Italia Kesto: 22 syysk. 2014 → 26 syysk. 2014 Konferenssinumero: 40

Conference

Conference	European Solid-State Circuits Conference
Lyhennettä	ESSCIRC
Maa/Alue	Italia
Kaupunki	Venezia Lido
Ajanjakso	22/09/2014 → 26/09/2014

Pääsy asiakirjaan

10.1109/ESSCIRC.2014.6942099

OpenUrl-saatavuus

Koko teksti

Muut tiedostot ja linkit

Link to publication in Scopus

Siteeraa tätä

@inproceedings{72bc7ad514c94516967d40cfdaf46e02,

title = "A 2.5-GHz 4.2-dB NF direct ΔΣ receiver with a frequency-translating integrator",

abstract = "This paper presents a 2.5-GHz RF-to-digital converter implemented in a 40-nm CMOS technology. The architecture embeds a direct-conversion receiver RF front-end in a 1.5-bit continuous-time ΔΣ modulator loop. This allows simultaneous channel filtering and noise shaping that begins already in the RF stages. The implemented design pays particular attention to the frequency-translating interface at the LNA output, where a programmable impedance enables a tradeoff between receiver sensitivity and maximum SNDR. The receiver consumes 90 mW from 1.1 V, and achieves a state-of-the-art noise figure (NF) of 4.2 dB and 50-dB peak SNDR for a 15-MHz RF bandwidth.",

author = "Mikko Englund and {\"O}stman, {Kim B.} and Olli Viitala and Mikko Kaltiokallio and Kari Stadius and Jussi Ryyn{\"a}nen and Kimmo Koli",

year = "2014",

month = oct,

day = "31",

doi = "10.1109/ESSCIRC.2014.6942099",

language = "English",

isbn = "9781479956944",

pages = "371--374",

booktitle = "ESSCIRC 2014 - Proceedings of the 40th European Solid-State Circuit Conference",

publisher = "IEEE",

address = "United States",

note = "European Solid-State Circuits Conference, ESSCIRC ; Conference date: 22-09-2014 Through 26-09-2014",

}

Englund, M, Östman, KB, Viitala, O, Kaltiokallio, M, Stadius, K , Ryynänen, J & Koli, K 2014, A 2.5-GHz 4.2-dB NF direct ΔΣ receiver with a frequency-translating integrator. julkaisussa ESSCIRC 2014 - Proceedings of the 40th European Solid-State Circuit Conference., 6942099, IEEE, Sivut 371-374, European Solid-State Circuits Conference, Venezia Lido, Italia, 22/09/2014. https://doi.org/10.1109/ESSCIRC.2014.6942099

TY - GEN

T1 - A 2.5-GHz 4.2-dB NF direct ΔΣ receiver with a frequency-translating integrator

AU - Englund, Mikko

AU - Östman, Kim B.

AU - Viitala, Olli

AU - Kaltiokallio, Mikko

AU - Stadius, Kari

AU - Ryynänen, Jussi

AU - Koli, Kimmo

N1 - Conference code: 40

PY - 2014/10/31

Y1 - 2014/10/31

N2 - This paper presents a 2.5-GHz RF-to-digital converter implemented in a 40-nm CMOS technology. The architecture embeds a direct-conversion receiver RF front-end in a 1.5-bit continuous-time ΔΣ modulator loop. This allows simultaneous channel filtering and noise shaping that begins already in the RF stages. The implemented design pays particular attention to the frequency-translating interface at the LNA output, where a programmable impedance enables a tradeoff between receiver sensitivity and maximum SNDR. The receiver consumes 90 mW from 1.1 V, and achieves a state-of-the-art noise figure (NF) of 4.2 dB and 50-dB peak SNDR for a 15-MHz RF bandwidth.

AB - This paper presents a 2.5-GHz RF-to-digital converter implemented in a 40-nm CMOS technology. The architecture embeds a direct-conversion receiver RF front-end in a 1.5-bit continuous-time ΔΣ modulator loop. This allows simultaneous channel filtering and noise shaping that begins already in the RF stages. The implemented design pays particular attention to the frequency-translating interface at the LNA output, where a programmable impedance enables a tradeoff between receiver sensitivity and maximum SNDR. The receiver consumes 90 mW from 1.1 V, and achieves a state-of-the-art noise figure (NF) of 4.2 dB and 50-dB peak SNDR for a 15-MHz RF bandwidth.

UR - http://www.scopus.com/inward/record.url?scp=84909955949&partnerID=8YFLogxK

U2 - 10.1109/ESSCIRC.2014.6942099

DO - 10.1109/ESSCIRC.2014.6942099

M3 - Conference contribution

AN - SCOPUS:84909955949

SN - 9781479956944

SP - 371

EP - 374

BT - ESSCIRC 2014 - Proceedings of the 40th European Solid-State Circuit Conference

PB - IEEE

T2 - European Solid-State Circuits Conference

Y2 - 22 September 2014 through 26 September 2014

ER -

A 2.5-GHz 4.2-dB NF direct ΔΣ receiver with a frequency-translating integrator

Abstrakti

Conference

Pääsy asiakirjaan

OpenUrl-saatavuus

Muut tiedostot ja linkit

Sormenjälki

Siteeraa tätä