Projects per year
Abstract
The digital front-end of the communication transceivers envisioned for fifth-generation (5G) and beyond requires highly configurable high-performance digital signal processing (DSP) hardware operating at very high sampling rates to accommodate increasing signal bandwidths and support a range of modulation schemes and transmitter architectures. In this article, we present an efficient implementation of a highly configurable DSP hardware generator that can generate high-performance DSP hardware for multiple transmitter architectures including Cartesian, polar, outphasing, and multilevel outphasing modulators. The generated hardware unit, which consists of multistage multirate filters and other required DSP operations, runs at sample rates up to 4 GHz. The hardware supports an adjacent channel leakage ratio (ACLR) down to -48 dB and an error vector magnitude (EVM) of 0.78% with a 7-bit phase signal at a sampling rate of 4 GHz for multilevel outphasing modulation. Digital synthesis of the circuit in a 5-nm complimentary metal-oxide semiconductor (CMOS) process yields a core area consumption of 0.01 mm2 and an estimated power consumption of 37.2 mW for a 200-MHz bandwidth 5G new radio (NR) baseband (BB) signal.
Original language | English |
---|---|
Article number | 10313121 |
Pages (from-to) | 4-15 |
Number of pages | 12 |
Journal | IEEE Transactions on Very Large Scale Integration (VLSI) Systems |
Volume | 32 |
Issue number | 1 |
Early online date | 8 Nov 2023 |
DOIs | |
Publication status | Published - 1 Jan 2024 |
MoE publication type | A1 Journal article-refereed |
Keywords
- Hardware
- Radio transmitters
- Generators
- 5G mobile communication
- Signal processing
- Modulation
- Phase modulation
Fingerprint
Dive into the research topics of 'Reconfigurable Signal Processing and DSP Hardware Generator for 5G and Beyond Transmitters'. Together they form a unique fingerprint.Projects
- 2 Finished
-
SMArT: Switch-Mode Analog Signal Processing for Integrated 5G Transceivers
Ryynänen, J. (Principal investigator), Ghosh, A. (Project Member) & Boopathy, D. (Project Member)
01/08/2020 → 31/07/2024
Project: EU: MC
-
-: Hybrid amplitude/time-based transmitter for future wireless communications
Ryynänen, J. (Principal investigator), Spelman, A. (Project Member), Saleem, A. (Project Member), Cheung, T. (Project Member), Kosunen, M. (Project Member) & Stadius, K. (Project Member)
01/09/2019 → 31/08/2023
Project: Academy of Finland: Other research funding
Equipment
-
Aalto Electronics-ICT
Ryynänen, J. (Manager)
Department of Electronics and NanoengineeringFacility/equipment: Facility