Hardware efficient design of variable length FFT processor

Vinay Gautam*, Kailash Chandra Ray, Pauline Haddow

*Corresponding author for this work

Research output: Chapter in Book/Report/Conference proceedingConference contributionScientificpeer-review

13 Citations (Scopus)

Abstract

Proliferation of handheld devices and growing interests in pervasive computing has led to the need for more flexible communication solutions where a single device integrates various wired and wireless communication standards e.g. Asymmetric Digital Subscriber loop (ADSL), Very high speed Digital Subscriber Loop (VDSL), Digital Audio Broadcasting (DAB), Digital Video Broadcasting (DVB-T/H) and 802.11. In this paper, such a flexible communication solution is presented, applicable to all useful FFT processor lengths: 2n (n=6, 7.....13) and implemented on a flexible platform: Field Programmable Gate Array (FPGA). The solution is optimized ensuring an efficient implementation with respect to resource usage whilst ensuring that the solution meets the throughput requirements of the individual standards. The key features of the efficient design include: a conflict free in-place memory replacement scheme for intermediate data storage; a dynamic address generator scheme and the CORDIC (CO-ordinate Rotational Digital Computer) technique for twiddle factor multiplication.

Original languageEnglish
Title of host publicationProceedings of the 2011 IEEE Symposium on Design and Diagnostics of Electronic Circuits and Systems, DDECS 2011
Pages309-312
Number of pages4
DOIs
Publication statusPublished - 11 Jul 2011
MoE publication typeA4 Article in a conference publication
EventIEEE International Symposium on Design and Diagnostics of Electronic Circuits and Systems - Cottbus, Germany
Duration: 13 Apr 201115 Apr 2011
Conference number: 14

Conference

ConferenceIEEE International Symposium on Design and Diagnostics of Electronic Circuits and Systems
Abbreviated titleDDECS
Country/TerritoryGermany
CityCottbus
Period13/04/201115/04/2011

Keywords

  • Dynamic Address Generator
  • FFT
  • OFDM
  • Pipelined CORDIC

Fingerprint

Dive into the research topics of 'Hardware efficient design of variable length FFT processor'. Together they form a unique fingerprint.

Cite this