Design of reconfigurable architectures for steganography system

Sathish Shet*, A. R. Aswath, M. C. Hanumantharaju, Xiaozhi Gao

*Corresponding author for this work

Research output: Chapter in Book/Report/Conference proceedingChapterScientificpeer-review

1 Citation (Scopus)


The most crucial task in real-time processing of image or video steganography algorithms is to reduce the computational delay and increase the throughput of a steganography embedding and extraction system. This problem is effectively addressed by implementing steganography hiding and extraction methods in reconfigurable hardware. This chapter presents a new high-speed reconfigurable architectures that have been designed for Least Significant Bit (LSB) and multi-bit based image steganography algorithm that suits Field Programmable Gate Arrays (FPGAs) or Application Specific Integrated Circuits (ASIC) implementation. Typical architectures of LSB steganography comprises secret message length finder, message hider, extractor, etc. The architectures may be realized either by using traditional hardware description languages (HDL) such as VHDL or Verilog. The designed architectures are synthesizable in FPGAs since the modules are RTL compliant. Before the FPGA/ASIC implementation, it is convenient to validate the steganography system in software to verify the concepts intended to implement.

Original languageEnglish
Title of host publicationApplied Video Processing in Surveillance and Monitoring Systems
PublisherIGI Global
Number of pages24
ISBN (Electronic)9781522510239
ISBN (Print)9781522510222
Publication statusPublished - 11 Oct 2016
MoE publication typeA3 Part of a book or another research book


Dive into the research topics of 'Design of reconfigurable architectures for steganography system'. Together they form a unique fingerprint.

Cite this