Design of Intergrated CMOS Cellular Neural Networks

V. Porra, A. Paasio, K. Halonen

    Research output: Chapter in Book/Report/Conference proceedingConference contributionScientificpeer-review

    Original languageEnglish
    Title of host publicationIV EBMicro, Recife, Brazil , January 15th-20th
    EditorsGerson A.S.Machado Edval J.P.Santos
    PublisherSociedade Brasileira de Microelectronica
    Pages257-263
    Publication statusPublished - 1995
    MoE publication typeA4 Article in a conference publication

    Keywords

    • Cellular Neural Network, CMOS Circuit

    Cite this