Abstract
This paper describes an all-digital phase-locked loop based clock generator for a MIPI M-PHY serial link transmitter. The paper focuses on ADPLL phase accumulator speed optimization, PVT calibration, loop type changing criteria and power saving in phase digitization process. The experimental circuit is implemented in 40 nm CMOS and generates the MIPI M-PHY defined frequencies from 1.2 GHz to 5.8 GHz.
Original language | English |
---|---|
Title of host publication | 2015 European Conference on Circuit Theory and Design, ECCTD 2015 |
Publisher | IEEE |
ISBN (Electronic) | 978-1-4799-9876-0 |
ISBN (Print) | 978-1-4799-9877-7 |
DOIs | |
Publication status | Published - 16 Oct 2015 |
MoE publication type | A4 Conference publication |
Event | European Conference on Circuit Theory and Design - Trondheim, Norway Duration: 24 Aug 2015 → 26 Aug 2015 |
Conference
Conference | European Conference on Circuit Theory and Design |
---|---|
Abbreviated title | ECCTD |
Country/Territory | Norway |
City | Trondheim |
Period | 24/08/2015 → 26/08/2015 |
Keywords
- CMOS digital integrated circuits
- calibration
- digital phase locked loops
- optimisation
- ADPLL phase accumulator speed optimization
- CMOS
- MIPI M-PHY serial link transmitter
- PVT calibration
- all-digital phase-locked loop
- clock generator
- frequency 1.2 GHz to 5.8 GHz
- loop type changing criteria
- phase digitization process
- power saving
- size 40 nm
- CMOS integrated circuits
- Clocks
- Delays
- Monitoring
- Phase locked loops
- Pipeline processing
- Transmitters