A programmable 0.7-to-2.7GHz direct ΔΣ receiver in 40nm CMOS

Mikko Englund*, Kim B. Östman, Olli Viitala, Mikko Kaltiokallio, Kari Stadius, Kimmo Koli, Jussi Ryynänen

*Corresponding author for this work

Research output: Chapter in Book/Report/Conference proceedingConference contributionScientificpeer-review

9 Citations (Scopus)


The software-defined radio paradigm calls for increasingly digital-intensive programmable receivers, ideally placing the analog-to-digital converter (ADC) right at the antenna. Such an RF ADC should be tunable over several GHz, have programmable gain, low noise, be blocker-tolerant, and consume minimal power. As an attempt to satisfy these requirements, delta-sigma (ΔΣ) modulation close to the antenna interface has been proposed in both bandpass [1], [2] and downconverting [3], [4] configurations. The latter technique enables simpler GHz-range wideband (WB) operation with low power consumption, but such receivers navigate a tradeoff between sensitivity and blocker toleration. The narrowband (NB) direct ΔΣ structure introduced in [3] combined RF N-path filtering, upconverted ΔΣ RF feedback, and a second RF gain stage to obtain acceptable noise and linearity simultaneously. In this paper we present a WB direct ΔΣ receiver, designed for programmable, inductorless operation in the long-term evolution (LTE) frequency division duplexing bands from 0.7 to 2.7GHz. The 40nm CMOS circuit uses a supply of 1.1V and provides RF channel bandwidths up to 20MHz, 37dB maximum gain, NF of 5.9 to 8.8dB, and -2dBm IIP3. A design strategy that emphasizes ΔΣ coefficient programmability ensures good performance throughout the frequency range. © 2014 IEEE.

Original languageEnglish
Title of host publicationDigest of Technical Papers - IEEE International Solid-State Circuits Conference
Subtitle of host publicationDIGEST OF TECHNICAL PAPERS
Number of pages3
ISBN (Electronic)978-1-4799-0920-9
ISBN (Print)978-1-4799-0918-6
Publication statusPublished - 2014
MoE publication typeA4 Article in a conference publication
EventIEEE International Solid-State Circuits Conference - San Francisco, United States
Duration: 9 Feb 201413 Feb 2014
Conference number: 61

Publication series

NameIEEE International Solid State Circuits Conference
ISSN (Print)0193-6530
ISSN (Electronic)2376-8606


ConferenceIEEE International Solid-State Circuits Conference
Abbreviated titleISSCC
CountryUnited States
CitySan Francisco


Dive into the research topics of 'A programmable 0.7-to-2.7GHz direct ΔΣ receiver in 40nm CMOS'. Together they form a unique fingerprint.

Cite this