A 30-dBm class-D power amplifier with on/off logic for an integrated tri-phasing transmitter in 28-nm CMOS

Mikko Martelius; Kari Stadius; Jerry Lemberg; Enrico Roverato; Tero Nieminen; Yury Antonov; Lauri Anttila; Mikko Valkama; Marko Kosunen; Jussi Ryynanen

doi:10.1109/RFIC.2018.8429024

A 30-dBm class-D power amplifier with on/off logic for an integrated tri-phasing transmitter in 28-nm CMOS

Mikko Martelius^*, Kari Stadius, Jerry Lemberg, Enrico Roverato, Tero Nieminen, Yury Antonov, Lauri Anttila, Mikko Valkama, Marko Kosunen, Jussi Ryynanen

^*Corresponding author for this work

Research output: Chapter in Book/Report/Conference proceeding › Conference article in proceedings › Scientific › peer-review

5 Citations (Scopus)

260 Downloads (Pure)

Abstract

This paper presents an eight-unit class-D power amplifier (PA), implemented in 28-nm CMOS. The PA is designed to utilize tri-phasing modulation, which combines coarse-amplitude polar modulation with fine-resolution outphasing components. This new technique enables achieving the back-off efficiency of multilevel outphasing without linearity-degrading discontinuities in the output waveform. Each PA unit contains a cascoded output stage with a 3.6-V supply voltage, and on/off logic enabling multilevel operation controlled by low-voltage signals. The PA achieves a peak output power of 29.7 dBm with a 34.7% efficiency, and is verified to operate with aggregated LTE signals at bandwidths up to 60 MHz at 1.7-GHz carrier frequency.

Original language	English
Title of host publication	Proceedings of the 2018 IEEE Radio Frequency Integrated Circuits Symposium, RFIC 2018
Publisher	IEEE
Pages	136-139
Number of pages	4
Volume	2018-June
ISBN (Print)	9781538645451
DOIs	https://doi.org/10.1109/RFIC.2018.8429024
Publication status	Published - 7 Aug 2018
MoE publication type	A4 Conference publication
Event	IEEE Radio Frequency Integrated Circuits Symposium - Philadelphia, United States Duration: 10 Jun 2018 → 12 Jun 2018

Publication series

Name	IEEE Radio Frequency Integrated Circuits Symposium
ISSN (Electronic)	2375-0995

Conference

Conference	IEEE Radio Frequency Integrated Circuits Symposium
Abbreviated title	RFIC
Country/Territory	United States
City	Philadelphia
Period	10/06/2018 → 12/06/2018

Keywords

CMOS integrated circuits
outphasing
power amplifiers
radio transmitters
tri-phasing

Access to Document

10.1109/RFIC.2018.8429024

ELEC_martelius_et_al_a_30dbm_IEEEAccepted author manuscript, 1.21 MB

Cite this

Martelius, M., Stadius, K., Lemberg, J., Roverato, E., Nieminen, T., Antonov, Y., Anttila, L., Valkama, M., Kosunen, M., & Ryynanen, J. (2018). A 30-dBm class-D power amplifier with on/off logic for an integrated tri-phasing transmitter in 28-nm CMOS. In Proceedings of the 2018 IEEE Radio Frequency Integrated Circuits Symposium, RFIC 2018 (Vol. 2018-June, pp. 136-139). Article 8429024 (IEEE Radio Frequency Integrated Circuits Symposium). IEEE. https://doi.org/10.1109/RFIC.2018.8429024

@inproceedings{7fe3b180e37f4ddaac10a9a78004a348,

title = "A 30-dBm class-D power amplifier with on/off logic for an integrated tri-phasing transmitter in 28-nm CMOS",

abstract = "This paper presents an eight-unit class-D power amplifier (PA), implemented in 28-nm CMOS. The PA is designed to utilize tri-phasing modulation, which combines coarse-amplitude polar modulation with fine-resolution outphasing components. This new technique enables achieving the back-off efficiency of multilevel outphasing without linearity-degrading discontinuities in the output waveform. Each PA unit contains a cascoded output stage with a 3.6-V supply voltage, and on/off logic enabling multilevel operation controlled by low-voltage signals. The PA achieves a peak output power of 29.7 dBm with a 34.7% efficiency, and is verified to operate with aggregated LTE signals at bandwidths up to 60 MHz at 1.7-GHz carrier frequency.",

keywords = "CMOS integrated circuits, outphasing, power amplifiers, radio transmitters, tri-phasing",

author = "Mikko Martelius and Kari Stadius and Jerry Lemberg and Enrico Roverato and Tero Nieminen and Yury Antonov and Lauri Anttila and Mikko Valkama and Marko Kosunen and Jussi Ryynanen",

year = "2018",

month = aug,

day = "7",

doi = "10.1109/RFIC.2018.8429024",

language = "English",

isbn = "9781538645451",

volume = "2018-June",

series = "IEEE Radio Frequency Integrated Circuits Symposium",

publisher = "IEEE",

pages = "136--139",

booktitle = "Proceedings of the 2018 IEEE Radio Frequency Integrated Circuits Symposium, RFIC 2018",

address = "United States",

note = "IEEE Radio Frequency Integrated Circuits Symposium, RFIC ; Conference date: 10-06-2018 Through 12-06-2018",

}

Martelius, M, Stadius, K, Lemberg, J, Roverato, E, Nieminen, T, Antonov, Y, Anttila, L, Valkama, M, Kosunen, M & Ryynanen, J 2018, A 30-dBm class-D power amplifier with on/off logic for an integrated tri-phasing transmitter in 28-nm CMOS. in Proceedings of the 2018 IEEE Radio Frequency Integrated Circuits Symposium, RFIC 2018. vol. 2018-June, 8429024, IEEE Radio Frequency Integrated Circuits Symposium, IEEE, pp. 136-139, IEEE Radio Frequency Integrated Circuits Symposium, Philadelphia, Pennsylvania, United States, 10/06/2018. https://doi.org/10.1109/RFIC.2018.8429024

A 30-dBm class-D power amplifier with on/off logic for an integrated tri-phasing transmitter in 28-nm CMOS. / Martelius, Mikko; Stadius, Kari; Lemberg, Jerry et al.
Proceedings of the 2018 IEEE Radio Frequency Integrated Circuits Symposium, RFIC 2018. Vol. 2018-June IEEE, 2018. p. 136-139 8429024 (IEEE Radio Frequency Integrated Circuits Symposium).

Research output: Chapter in Book/Report/Conference proceeding › Conference article in proceedings › Scientific › peer-review

TY - GEN

T1 - A 30-dBm class-D power amplifier with on/off logic for an integrated tri-phasing transmitter in 28-nm CMOS

AU - Martelius, Mikko

AU - Stadius, Kari

AU - Lemberg, Jerry

AU - Roverato, Enrico

AU - Nieminen, Tero

AU - Antonov, Yury

AU - Anttila, Lauri

AU - Valkama, Mikko

AU - Kosunen, Marko

AU - Ryynanen, Jussi

PY - 2018/8/7

Y1 - 2018/8/7

N2 - This paper presents an eight-unit class-D power amplifier (PA), implemented in 28-nm CMOS. The PA is designed to utilize tri-phasing modulation, which combines coarse-amplitude polar modulation with fine-resolution outphasing components. This new technique enables achieving the back-off efficiency of multilevel outphasing without linearity-degrading discontinuities in the output waveform. Each PA unit contains a cascoded output stage with a 3.6-V supply voltage, and on/off logic enabling multilevel operation controlled by low-voltage signals. The PA achieves a peak output power of 29.7 dBm with a 34.7% efficiency, and is verified to operate with aggregated LTE signals at bandwidths up to 60 MHz at 1.7-GHz carrier frequency.

AB - This paper presents an eight-unit class-D power amplifier (PA), implemented in 28-nm CMOS. The PA is designed to utilize tri-phasing modulation, which combines coarse-amplitude polar modulation with fine-resolution outphasing components. This new technique enables achieving the back-off efficiency of multilevel outphasing without linearity-degrading discontinuities in the output waveform. Each PA unit contains a cascoded output stage with a 3.6-V supply voltage, and on/off logic enabling multilevel operation controlled by low-voltage signals. The PA achieves a peak output power of 29.7 dBm with a 34.7% efficiency, and is verified to operate with aggregated LTE signals at bandwidths up to 60 MHz at 1.7-GHz carrier frequency.

KW - CMOS integrated circuits

KW - outphasing

KW - power amplifiers

KW - radio transmitters

KW - tri-phasing

UR - http://www.scopus.com/inward/record.url?scp=85051921961&partnerID=8YFLogxK

U2 - 10.1109/RFIC.2018.8429024

DO - 10.1109/RFIC.2018.8429024

M3 - Conference article in proceedings

AN - SCOPUS:85051921961

SN - 9781538645451

VL - 2018-June

T3 - IEEE Radio Frequency Integrated Circuits Symposium

SP - 136

EP - 139

BT - Proceedings of the 2018 IEEE Radio Frequency Integrated Circuits Symposium, RFIC 2018

PB - IEEE

T2 - IEEE Radio Frequency Integrated Circuits Symposium

Y2 - 10 June 2018 through 12 June 2018

ER -

Martelius M, Stadius K, Lemberg J, Roverato E, Nieminen T, Antonov Y et al. A 30-dBm class-D power amplifier with on/off logic for an integrated tri-phasing transmitter in 28-nm CMOS. In Proceedings of the 2018 IEEE Radio Frequency Integrated Circuits Symposium, RFIC 2018. Vol. 2018-June. IEEE. 2018. p. 136-139. 8429024. (IEEE Radio Frequency Integrated Circuits Symposium). doi: 10.1109/RFIC.2018.8429024

A 30-dBm class-D power amplifier with on/off logic for an integrated tri-phasing transmitter in 28-nm CMOS

Abstract

Publication series

Conference

Keywords

Access to Document

Other files and links

Fingerprint

ADVANTAG5: Advanced Wide-Band Transceiver Architectures for Beyond 5G Wireless Systems

Extended Frequency Range Multi-Carrier Receiver

Cite this

A 30-dBm class-D power amplifier with on/off logic for an integrated tri-phasing transmitter in 28-nm CMOS

Abstract

Publication series

Conference

Keywords

Access to Document

Other files and links

Fingerprint

Projects

ADVANTAG5: Advanced Wide-Band Transceiver Architectures for Beyond 5G Wireless Systems

Extended Frequency Range Multi-Carrier Receiver

Cite this