No photo of Yury Antonov
20152020

Research activity per year

If you made any changes in Pure these will be visible here soon.

Personal profile

Education/Academic qualification

Diplomi-insinööri, elektroniikka ja sähkötekniikka, Aalto-yliopiston sähkötekniikan korkeakoulu

Award Date: 5 May 2014

Keywords

  • CMOS
  • RFICs
  • Oscillators
  • Phase-locked loops
  • Delay-locked loop
  • Dividers
  • Multipliers
  • Phase Interpolators
  • Time-to-digital converters
  • Digital-to-time converters
  • VHDL
  • VHDL-AMS
  • FPGA
  • CPLD
  • Signal Processing

Fingerprint

Dive into the research topics where Yury Antonov is active. These topic labels come from the works of this person. Together they form a unique fingerprint.
  • 12 Similar Profiles

Network

Recent external collaboration on country level. Dive into details by clicking on the dots or
Your message has successfully been sent.
Your message was not sent due to an error.
If you made any changes in Pure these will be visible here soon.